<三极管(晶体管)>AT89C51RD2Qualification Methodology
All product qualifications are split into three distinct steps as shown below. Before a product is released for use,successful qualification testing are required at wafer, device and package level Wafer Level Reliability consists in testing individually basic process modules regarding their well known potential limitations (Electro-migration, Hot Carriers Injection, Oxide Breakdown, NVM Data Retention).Each test is performed using wafer process specific structures.Device reliability is covering either dice design and processing aspects. The tests are performed on deviceunder qualification, but generic data may also be considered for reliability calculation.For each package type proposed in the Datasheet, it is verified that qualification data are available. If not qualification tests are carried out for the new package types. In addition, one package type is selected to verify packaging reliability of the device under qualification.
AT89C51RD2Test conditions
The test is performed by forcing a high drain bias on the test device (Vds>Vddmax) to accelerate the carriers to the maximum. At the same time the gate bias (Vgs) is chosen in order to maximize the injection of carriers into the gate oxide and also the substrate. WLR_B n-channel W/L 0.35um/25um the stress is performed on a number of transistors, each at a different stress condition Vds,stress and Vgs,stress. For each transistor, the time to reach the failure criteria (dIdsat/Idsat=10%) is obtained. NMOS is more sensitive to hot carriers compared to PMOS.Consequently NMOS is the only structure tested.
北京格尔宏达电子销售中心 主营特色：爱特梅尔,场效应管(模块),微芯等飞思卡尔全线经销
主营产品：Freescale,保护元件,Microchip,单片机,单片机,二极管
经营strong：品牌,ATMEL,ON,TexasInstruments,ST,IC Semiconductor
联系方式：58731660,58733686; 15801246315,18901205685
版权所有